
#### **ROBIN** MILNER

#### Computer Science Department, University of Edinburgh, Edinburg

Received October 10, 1977; revised April 19, 1978

he aim of this work is largely a practical one. A widely employed sty icularly in structure-processing languages which impose no d ils defining procedures which work well on objects of a wide var al type discipline for such polymorphic procedures in the contex ming language, and a compile time type-checking algorithm W pline. A Semantic Soundness Theorem (based on a formal semanti s that well-type programs cannot "go wrong" and a Syntactic Se es that if W accepts a program then it is well typed. We also discu lts to richer languages; a type-checking algorithm based on W emented and working, for the metalanguage ML in the Edinbur





## С

# **High-Level Synthesis**

## RTL


register-transfer level


Image and video processing, imancial analytics, biomformatics, and scientific computing applications. Since RTL programming in VHDL or Verilog is unacceptable to most application software developers, it is essential to provide a highly automated compilation/synthesis flow from C/C++ to FPGAs.

As a result a growing number of FPGA designs are


#### Verilog is unacceptable We must program FPGAs in C


```
int A[10];
int B[10];
for (int i = 0; i < 10; i++) {
    int x = A[i];
    int y = x * 5;
    B[i] = y;
}
```





```
#pragma HLS ARRAY_PARTITION variable=A factor=5
#pragma HLS ARRAY_PARTITION variable=B factor=5
int A[10];
int B[10];
for (int i = 0; i < 10; i++) {
    #pragma HLS UNROLL factor=5
    int x = A[i];
    int y = x * 5;
    B[i] = y;</pre>
```






## Seashell:

A type system that guarantees that a high-level program has equivalent semantics in an FPGA implementation.

Banking is part of the memory's type.

```
decl A: bit<32>[10 bank 5];
for (...) {
   let x = A[i];
   A[i+1] = x + 1;
}
```



### A ; B

Allow A and B to run in parallel.

Conflict! Cannot read from and write to A simultaneously.

```
decl A: bit<32>[10 bank 5];
for (...) {
    let x = A[i]
    A[i+1] = x + 1;
}
```

Run A and then run B, sequentially.

## let x = A[i]; ---A[i + 1] = x + 1;

No conflict. Statements are guaranteed to run in separate cycles.

# 

Specify complex parallel behavior using --- and ;.

```
decl A: bit<32>[10 bank 5];
decl B: bit<32>[10 bank 5];
for (...) unroll 5 {
    B[i] = A[i] + 1;
}
Unrolling affects the type of i
to indicate that it touches 5 locations.
```


```
decl A: bit<32>[10 bank 5];
let sum = 0;
for (...) unroll 5 {
   let x = A[i] + 1;
} combine {
   sum += x;
}
Explicitly delimit non-parallelizable
   computations such as reductions.
```

```
decl A: bit<32>[10 bank 5];
let sum = 0;
for (...) unroll 5 {
   let x = A[i] + 1;
} combine {
   sum += x;
}
```

Well-typed programs preserve the semantics of the unannotated program.

```
decl A: bit<32>[10 bank 5];
let sum = 0;
for (...) unroll 5 {
   let x = A[i] + 1;
} combine {
   sum += x;
}
```

Well-typed programs preserve the semantics of the unannotated program.



### capra.cs.cornell.edu/fuse

	l ⊒ l gitt	hub.com 🔿				
Why GitHub?	<ul> <li>Enterprise Explore – Marketplace Pr</li> </ul>	ricing ~ Search	/ Sign in Sign up			
📮 cucapra / seashe		=	apra.cs.cornell.edu	Ċ		
<> Code ① Issues	Fuse				Docs Notes Git⊦	
Reference compiler fo						
1,337 commits	Introduction	Overviev	v			
	Overview					
Branch: master 🕶 Ne	Installation		Fuse is a programming language for designing hardware accelerators. It provides abstractions that guarantee hardware			
<b>rachitnigam</b> use para	Language constructs	realizability after type checking.				
Circleci	Cheatsheet	The goal of this r	violect is to build an end-to-end nin	olino for		
buildbot	Literals	The goal of this project is to build an end-to-end pipeline for compiling high level programming languages into performant				
docs		hardware designs				
notes	Variable Binders	languages like C or C++ or building domain specific languages,				
project	Types	we're building an imperative programming language that leverages				
src	CLI	an affine type system to constrain programs to only represent				
tools		valid hardware de	valid hardware designs.			
website	Compilation Options	The current state	of the art in High Level Synthesis (	HIS) tools		
.gitignore	Generating Executables		The current state of the art in High Level Synthesis (HLS) tools take unconstrained programming languages like C/C++ or various			
.hook.yaml	Generating Headers	subsets thereof and compile them down to hardware designs. The				
	Tools		ess is imprecise and depends heavi	-		
		scheduling pass	scheduling pass. Scheduling is a catch-all term for the variou			
	Text Editors	dependency ana	ysis passes (such as alias analysis)	and hardware		
	Array Access Visualizer	module instantiat	tion passes that an HLS tools must t	o extract		
	Development	static designs from C programs.				

Eurthermore while ULS tools claim to transportantly compile